Course code	Course Name	L-T-P -Credits	Year of Introduction		
CS202	Computer Organization and Architecture	3-1-0-4	2016		
Pre-requi	site: CS203 Switching theory and logic design	n			
Course O	bjectives				
1. To	impart an understanding of the internal organ	ization and operati	ons of a computer.		
2. To	introduce the concepts of processor logic des	ign and control log	ic design.		
Syllabus	AFLADUUL	NALA	1V1		
Fundamen	tal building blocks and functional units of	a computer. Exec	ution phases of an		
	struction. Arithmetic Algorithms. Design of the processing unit - how arithmetic and logic				
	are performed. Design of the control unit				
	/O organisation – interrupts, DMA, diff	erent interface s	tandards. Memory		
Subsystem	n – different types.	24 L L _			
-	l outcome				
Students will be able to:					
1. identify the basic structure and functional units of a digital computer.					
2. analyze the effect of addressing modes on the execution time of a program.					
3. design processing unit using the concepts of ALU and control logic design.					
	ntify the pros and cons of different types of co	0 0	in processors.		
	ect appropriate interfacing standards for I/O d				
6. 1de	ntify the roles of various functional units of a	computer in instru	ction execution.		
Text Boo	-				
20	Tamacher C., Z. Vranesic and S. Zaky, <i>Comp</i> 011. Iano M. M., Digital Logic & Computer Desig	1. 1.			
Reference	vs:				
1 Ma	no M. M. Digital Logia & Computer Decign	1/2 Dearson Educ	ation 2012		
	no M. M., Digital Logic & Computer Design terson D.A. and J. L. Hennessey, Computer C				
	has and the second	ngamzation and D	esign, <i>5/</i> e, Morgan		
Kauffmann Publishers, 2013.William Stallings, Computer Organization and Architecture: Designing for					
	formance, Pearson, 9/e, 2013.	fielificeture. Desig.	lillig för		
		m 2/e Prentice Ha	11 2008		
	 Chaudhuri P., Computer Organization and Design, 2/e, Prentice Hall, 2008. Rajaraman V. and T. Radhakrishnan, Computer Organization and Architecture, 				
	entice Hall, 2011.	organization and r			
	essmer H. P., The Indispensable PC Hardware	Book 4/e. Addiso	n-Wesley, 2001		
01 1110	Course Plan	2001,			
Module	Contents	Hours	Sem.ExamMarks		
T		(51)	1 50/		
Ι	Basic Structure of computers-functional		15%		
	basic operational concepts -bus struct				
	software. Memory locations and addre				
	memory operations – instructions and inst				
	sequencing – addressing modes – ARM E	-			
	(programs not required). Basic I/O opera	uons –			
	stacks subroutine calls.				

II	Basic processing unit – fundamental concepts – instruction cycle - execution of a complete instruction –multiple- bus organization – sequencing of control signals.	10	15%	
	Arithmetic algorithms: Algorithms for multiplication and division of binary and BCD numbers — array multiplier —Booth's multiplication algorithm — restoring and non- restoring division — algorithms for floating point,	LA	M	
	multiplication and division.	IÇ,	AL.	
	FIRST INTERNAL EXAMINATIO	DN		
III	I/O organization: accessing of I/O devices – interrupts –direct memory access –buses –interface circuits –standard I/O interfaces (PCI, SCSI, USB)	8	15%	
IV	Memory system : basic concepts –semiconductor RAMs –memory system considerations – semiconductor ROMs –flash memory –cache memory and mapping functions.	9	15%	
SECOND INTERNAL EXAMINATION				
V	Processor Logic Design: Register transfer logic – inter register transfer – arithmetic, logic and shift micro operations –conditional control statements.	9	20%	
	Processor organization: -design of arithmetic unit, logic unit, arithmetic logic unit and shifter -status register -processor unit -design of accumulator.			
VI	Control Logic Design: Control organization – design of hardwired control –control of processor unit –PLA control. Micro-programmed control: Microinstructions –horizontal and vertical micro instructions – micro-program sequencer –micro programmed CPU organization.	9	20%	
	END SEMESTER EXAM		1	

Question Paper Pattern:

- 1. There will be *five* parts in the question paper A, B, C, D, E
- 2. Part A
 - a. Total marks : 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module I and II; All <u>four</u> questions have to be answered.
- 3. Part B
 - a. Total marks : 18
 - <u>Three</u> questions each having <u>9</u> marks, uniformly covering module I and II; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 4. Part C
 - a. Total marks: 12
 - b. <u>Four</u> questions each having <u>3</u> marks, uniformly covering module III and IV; All <u>four</u> questions have to be answered.
- 5. Part D
 - a. Total marks : 18
 - b. <u>Three</u> questions each having <u>9</u> marks, uniformly covering module III and IV; T<u>wo</u> questions have to be answered. Each question can have a maximum of three subparts
- 6. Part E
 - a. Total Marks: 40
 - b. <u>Six</u> questions each carrying 10 marks, uniformly covering modules V and VI; <u>four</u> questions have to be answered.

14

- c. A question can have a maximum of three sub-parts.
- 7. There should be at least 60% analytical/numerical/design questions..